dark
Invidious
Log in

4:54

ASIC VLSI Tools Used in Industry | Role Wise Tools | Free Open Source Tools #ASIC #VLSI #eda

Logic Verify

Shared 1 month ago

541 views

11:56

From Learning to Presenting | Free VLSI Internship Experience

GoldenBarrelTechnologiesPvtLTD

Shared 2 weeks ago

41 views

6:34

From Learning to Presenting | Free VLSI Internship Experience

GoldenBarrelTechnologiesPvtLTD

Shared 2 weeks ago

44 views

9:40

From Learning to Presenting | Free VLSI Internship Experience

GoldenBarrelTechnologiesPvtLTD

Shared 2 weeks ago

68 views

6:27

How I Would Become a Physical Design Engineer in 2026 (Step-by-Step)

MBUTRONICS

Shared 1 month ago

110 views

40:11

What Is Inside an FPGA? | LUT Explained Simply | FPGA Basics

ALL ABOUT VLSI

Shared 3 weeks ago

350 views

5:16

🚀FPGA Design Flow Explained | Step-by-Step for Beginners

GoldenBarrelTechnologiesPvtLTD

Shared 3 weeks ago

96 views

21:49

How MOSFETs Are Made – From Silicon Wafer to Transistor

VLSI Design

Shared 1 month ago

108 views

5:10

VLSI Interview Prep : 2:1 Mux Implementation using AND-OR and NAND Gates | Crack the Interview!

10x Preparation

Shared 2 years ago

4.6K views

21:28

Introduction and Data Types Explained from Scratch

Chip Logic Studio

Shared 3 months ago

481 views

1:21:46

Free Demo Class for Industry Standard Physical Design Course

Silicon Valley VLSI Vision Academy

Shared 9 months ago

1K views

19:39

Decoder based RAM Development Project in Verilog |Verilog Projects Series – Project 2 |

ALL ABOUT VLSI

Shared 2 months ago

735 views

9:16

Monte Carlo Simulation Tutorial: 6T SRAM Read Stability Using Cadence Virtuoso

Success Point for VLSI

Shared 9 months ago

2K views

6:14

#2 Logic Synthesis Explained | RTL to Gate-Level Netlist

Chip Craft

Shared 3 weeks ago

24 views

4:23

Timing Exception Priority in PrimeTime | False Path vs MCP vs Disable Timing | STA Signoff Explained

Advance_VLSI

Shared 1 month ago

34 views

10:32

What are Arrays in Verilog HDL

Chip Logic Studio

Shared 4 weeks ago

54 views

2:35

NPTEL VLSI Physical Design with Timing Analysis Week 2 Assignment Answers | noc26-ee90

A3 EDUCATION

Shared 2 weeks ago

244 views

9:33

Verilog Timing Control | Delay Control and Event Synchronization

Chip Logic Studio

Shared 3 weeks ago

45 views

2:24

CMOS vs Domino Logic XOR Gate: Speed, Power & Area Compared âš¡

Takeoff Edu Group

Shared 2 weeks ago

16 views

3:52

Displaying Packed Arrays in SystemVerilog | Telugu Explanation | VLSI Verification

ALL ABOUT VLSI

Shared 4 weeks ago

112 views

4:52

Schematic Capture | How to Draw Circuits in LTspice | The Silicon Sandbox

The Silicon Sandbox

Shared 3 weeks ago

424 views

Source code Documentation
Released under the AGPLv3 on GitHub. View JavaScript license information. View privacy policy.
Donate Current version: 2026.02.07-118d635 @ (HEAD detached at v2.20260207.0) ( v2.20260207.0 )